Service Chain
• Technology Platform
• Process/PDK
• IP Design/Service/Maturity
• Application Platform
• Design Support
• AE Support for Customer
• Reference Flow
• Tape Out/Assembly/Testing
Design Ecosystem
• IP Alliance
• EDA Alliance
• Design Service Alliance
• Chip Assembly/Testing
Technical Event
IP Design/Service/Maturity

  • More than 1000+ in-house IPs are ready for selection
  • More than 50 active 3rd party IP providers, including 800+ 3rd party IPs are ready for selection
  • IPs encompass foundry libraries, analog / mixed-signal IPs, high speed interface IPs, embedded processors and DSPs, embedded (non-volatile) memories (NVMs), and RF IPs.
  • IPLM (IP Lifecycle Management) system controls and monitors the whole IP development cycle from IP request to IP silicon validation.
  • IP supporting (AE) team co-work with IP provider to address customer’s concern and request.

For more information, please contact your account manager, or login to SMIC NOW.

© 2020 SMIC  |  Home  |  Sitemap  |  Legal Notice