Service Chain
• Technology Platform
• Process/PDK
• IP Design/Service/Maturity
• Application Platform
• Design Support
• AE Support for Customer
• Reference Flow
• Tape Out/Assembly/Testing
Design Ecosystem
• IP Alliance
• EDA Alliance
• Design Service Alliance
• Chip Assembly/Testing
Technical Event
Reference Flow

SMIC offers multiple comprehensive reference flows based on different leading-edge EDA solutions. These reference flows enable customers to set up their own design environments and convert designs from RTL to GDSII with simple steps, significantly reducing the time to production.

These reference flows are jointly developed by SMIC's reference flow team and leading-edge EDA companies including Cadence, Synopsys, etc.

Currently, SMIC offers reference design flow services for logic designs and complex 0.13μm, 90nm, 65nm, 40nm and 28nm SoC designs based on different EDA vendor design environments. Reference design guidelines for the 0.11μm and 55nm half-node processes are also available from SMIC.

For specific information on reference design flows, please select from the menus below.

For more information, please contact your account manager or login to SMIC Now.

© 2020 SMIC  |  Home  |  Sitemap  |  Legal Notice